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A discrete controller is designed for high efficiency double frequency buck converter. This double frequency
buck converter is comprised of two buck cells: one works at high frequency, and another works at low frequency.
It operates in a way that current in the high frequency switch is diverted through the low frequency switch. Thus,
the converter can operate at very high frequency without adding any additional control circuits. Moreover, the
switching loss of the converter remains small. The proposed converter exhibits improved steady – state and transient
response with low switching loss. A digital compensator further improves the dynamic performance of the closed
loop system. Simulation of digitally controlled double frequency buck converter is performed with MATLAB /
Simulink. Experimental results are given to demonstrate the effectiveness of the controller using LabVIEW with a
Data Acquisition Card (NI - 9221).
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Razvoj robusnog diskretnog regulatora za silazni pretvaracˇ s dvostrukom frekvencijom preklapanja.
Diskretni regulator je projektiran za postizanje visoke efikasnosti silaznog pretvaracˇa s dvostrukom frekvencijom
preklapanja. Ovaj silazni pretvaracˇ s dvostrukom frekvencijom preklapanja sastoji se od dvaju c´elija: po jedna
za rad na visokim i niskim frekvencijama preklapanja. Regulator funkionira tako da se struja preklapanja na vi-
sokim frekvencijama preusmjerava kroz prekidacˇ za preklapanje na niskim frekvencijama. Tako pretvaracˇ može
funkcionirati na vrlo visokim frekvencijama bez dodatnih upravljacˇkih krugova. Štoviše, gubici prekidanja pret-
varacˇa ostaju mali. Prikazani pretvaracˇ pokazuje poboljšanja kod odzivu u ustaljenom stanju te u prijelaznim
pojavama uz male gubitke prilikom prekidanja. Digitalni kompenzator nadalje poboljšava dinamicˇke performanse
sustava u zatvorenom krugu. Simulacije digitalno upravljanog silaznog pretvaracˇa s dvostrukom frekvencijom
preklapanja su provedene korištenjem MATLAB / Simulink-a. Eksperimentalni rezultati su prikazani kako bi se
demonstrirala efikasnost regulatora korištenjem LabVIEW-a i kartice za prikupljanje podataka (NI - 9221).
Kljucˇne rijecˇi: Analogno digitalni pretvaracˇ, Digitalni kompenzator, Silazni pretvaracˇ s dvostrukom frekvencijom
preklapanja
1 INTRODUCTION
In many applications like switching mode regulator,
battery chargers, fuel cell applications and Photo voltaic
arrays, dc-dc converters are widely used. DC – DC conver-
sion method is more power efficient which provides an ef-
ficiency of 75% to 98%. The efficiency has been increased
due to the use of power MOSFETs which are able to switch
at high frequency more efficiently than power bipolar tran-
sistor. These converters are smaller in size therefore they
are used extensively in personal computers, computer pe-
ripherals, communication, medical electronics and adap-
tors of consumer electronic devices to provide different
level of DC voltages [2 – 5].
Especially in portable consumer electronics and battery
chargers Buck converters play a vital role. In order to im-
prove the transient and steady state performance of power
converters and to enhance power density, high switching
frequency is an effective method. However, switching
frequency rise causes higher switching losses and greater
electromagnetic interference. The purpose of double fre-
quency buck converter is to achieve good dynamic re-
sponse and high efficiency in Buck converters [1]. This
topology consists of a high-frequency and low-frequency
buck converter operates with a single supply voltage. The
current flowing through the high-frequency cell is diverted
by the low-frequency one, which also processes the major-
ity of the converter power. This current decreases rapidly
so that the high-frequency cell can work at very high fre-
quency to improve the dynamic response. Furthermore,
the efficiency is enhanced due to the low-current process-
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ing requirement of the high-frequency cell in the DF buck
converter. The proposed converter does not incur the cir-
culating current problem like interleaved converter.
The main challenge in the field of Power Electronics
is emphasized more on the control aspects of the DC-DC
converter. The control approach requires effective model-
ing and a thorough analysis of the converters. The switch-
ing power converters in general are non-linear and time in-
variant. The major disadvantages of the double Frequency
Buck converter are its dependence on large passive com-
ponents.
In conventional analog controller design approaches,
difficulty in control, lack of flexibility to higher functions
and system alteration, and low reliability. The design of
digital controller offers many advantages over their analog
counterpart. Some of its advantages are i) Digital com-
ponents are less susceptible to aging and environmental
variations ii) less sensitive to noise, iii) changing a con-
troller does not require an alteration in the hardware iv)
improved sensitivity to parameter variations v) flexibility
of its modifying controller characteristics vi) ease of oper-
ation. Digital controller provides stability, faster response
and minimal overshoot in its dynamic response.
In digital approach the three areas which find signif-
icance in the research are 1) Analog to Digital Conver-
sion (ADC) used to sample the error voltage 2) the digital
compensator which compensate the error signal 3) Digi-
tal Pulse Width Modulation (DPWM) signals are gener-
ated with highest resolution in order to obtain high accu-
racy in required output voltage. In this paper, high res-
olution DPWM signals are generated keeping the system
switching frequency high to provide the compensator. The
control objective in the design of controller is to drive the
double frequency buck converter switch with a duty cy-
cle so that the dc component of the output voltage is equal
to the reference voltage. The regulation should be main-
tained constant despite variations in the input voltage or
in the load. Furthermore, the constraints in the design of
controller results due to the duty cycle which is bounded
between zero and one. This problem can be solved by
modeling the dc-dc converters using state space averaging
technique. By using this technique, the converter can be
described by a single equation approximately over a num-
ber of switching cycles. The averaged model makes the
simulation and control design much faster [6].
The foremost objective of this work is to design a ro-
bust compensator based on discrete PID, which overcomes
the above mentioned problems. The design is based on
time domain in which the converter specifications such
as rise time, settling time, maximum peak overshoot and
steady state error are met. The double frequency buck con-
verters are modeled using state space averaging technique
and the digital compensator is designed by discrete PID
technique. Switching losses across the power converters
are found using PSIM Software. MATLAB / Simulink is
used to perform simulation.
2 OVERALL BLOCK DIAGRAM
The overall block diagram of the double frequency
buck converter with the entire set up is shown in Figure.1.
The output voltage of the double frequency buck converter
is compared against the desired value of the reference volt-
age using the comparator circuit (Operational Amplifier IC
741). The Digital compensator is designed for the double
frequency buck converter using digital compensation tech-
nique. The error output thus obtained is fed into the inbuilt
block diagram section of the LabVIEW through the Data
Acquisition Card, DAQ NI 9221.
Fig. 1. Overall Block diagram
The LabVIEW section consists of Analog to Digital
conversion, discrete transfer function and Digital to Ana-
log conversion blocks. Inside the block diagram of Lab-
VIEW section Analog to digital conversion takes place
and thus processed signal is fed into the discrete transfer
function block in which the designed controller value is
entered. The output of the controller is acquired back by
DAQ card and fed into the comparator 2 and comparator 3
also designed using operational amplifiers (IC 741). This
signal is compared against different ramp signals with de-
sired switching frequencies obtained from signal genera-
tor. The resulting PWM switching pulses are fed to the
switches of the DF buck converter through the gate drive
circuits.
3 DESIGN OF DF BUCK CONVERTER
For buck converter of Figure.2 operates in Continuous
Conduction Mode (CCM), the relationship between the in-
put voltage (Vs) and the output voltage Vo is given as [7].
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Fig. 2. Conventional Buck converter





where d = TONTh is the duty cycle, Th is the switching pe-
riod of the high frequency and TON is the conducting time
of switch Sh. The boundary conduction of Continuous
Conduction Mode (CCM) and Discontinuous Conduction
Mode (DCM) of the buck converter is the critical value of





where R is the load resistance and fh is the high switching
frequency. The selected inductance Lh should be greater
than Lc for CCM. However, the inductor value determines
the magnitude of ripple current in the output capacitance as
well as the load current at which the converter enters into
DCM.
Normally 30% ripple of the average output current is
considered for design. The Lh can be determined by
d (Vs − Vo) = fhLh4I (3)
where 4I is the ripple current. The capacitor C is then
determined by the allowed voltage ripple 4VC , which is





The proposed DF buck converter is shown in Figure.
3. The buck cells work at two different frequencies. The
cell containing Lh, Sh and Dh works at higher switch-
ing frequency, and is called the high-frequency buck cell.
Another cell containing Ll, Sl and Dl works at lower
switching frequency, and is called the low-frequency buck
cell. The low-frequency buck cell is to improve the con-
verter efficiency and the high-frequency buck cell is used
to enhance the output performance. An active switch, in-
stead of a diode as in the conventional buck converter, is
employed to realize the Dh in the high frequency buck
cell. This active switch transfers the energy stored in the
low-frequency cell, it works complementary with high-
frequency cell switch Sh, and improves the transient re-




where fl - low switching frequency. The following are the
parameters considered for the design of DF buck converter:
Vs = 48 V, Vo = 10 V, fh = 100 KHz, fl = 10 KHz,
Ll = 1 mH, Lh = 100µH, C = 470µF and R = 4 Ω.
Figure 4 shows the simulation result of open loop DF buck
converter, it comprises of voltage across inner cell induc-
tor and outer cell inductor and current through inner cell
inductor and outer cell inductor respectively.
Fig. 4. Waveforms are voltage across the Inner cell induc-
tor, outer cell inductor and current through the inner cell
inductor, outer cell inductor for DF buck converter
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4 EFFICIENCY ANALYSIS
In order to analyze the efficiency improvement of the
double frequency buck converter, the efficiency expres-
sion is discussed in the section. The analysis is also ap-
plied to the single high-frequency buck and low-frequency
buck converters. A simple loss model is adopted here
in that we just want to show the efficiency relationship
between DF buck, single low-frequency buck and single
high-frequency buck converter. The conduction losses of
active switch and diode are found according to their con-
duction voltage Von and Vf. Where Von is ON state volt-
age and Vf is the forward voltage of the switches. Since
the switching losses usually dominates the total loss [1].
4.1 Single frequency buck converter
In a single-frequency buck converter, the total loss con-
sists of four parts, the conduction loss Pdcon and switching
loss Psd of the diode and the conduction loss Pscon and
switching loss Pss of the active switch. When the input
voltage is Vs, duty ratio is d, and the current through the
inductor is ILh. ton - ON time of the switch or diode, toff
– OFF time of the switch or diode and the switching fre-
quency is fs. The losses can be estimated according to the
following equations and Figure 5c and Figure 5d.
PScon (MOSFET ) = dvonILh (6)
Pdcon (Diode) = (1− d)VfIDh (7)
Pss (MOSFET ) =
1
2
fsVSILh(ton + toff ) (8)
P sd (Diode) =
1
2
fsVSIDh(ton + toff ) (9)
4.2 DF buck converter
The losses comprise of two portions: Outer cell losses
and inner cell losses. iLh is the outer cell inductor current,
ton is the conducting time of the switch, toff is the OFF
time of the switch, iLl is the inner cell inductor current, iLh
is the outer cell inductor current, fh is the high switching
frequency and fl is the low switching frequency [1]. The
losses across the outer cell switch and inner cell switch are
shown in Figure 5a and Figure 5b respectively. The losses
in the outer cell are
PScon (MOSFET ) = dvoniLh (10)
Pdcon(MOSFET ) = (1− d)VfILh (11)
Pss (MOSFET ) =
1
2
fhVSILh(ton + toff ) (12)
Psd (MOSFET ) =
1
2
fhVSILh(ton + toff ) (13)






















The losses in the inner cell are
PScon (MOSFET ) = dvoniLl (14)
Pdcon(MOSFET ) = (1− d)VfILl (15)
Pss (MOSFET ) =
1
2
flVSILl(ton + toff ) (16)
Psd (MOSFET ) =
1
2
flVSILl(ton + toff ) (17)
Efficiency=
output power
output power + losses
(18)
With the help of Figure 5 and equations (6) to (18),
switching losses and conduction losses of single frequency
buck converters and double frequency buck converter are
found. Table 2 shows the total losses, output power and
efficiency of various buck converters. Table 1 proves that
the Double frequency buck converter has higher efficiency
than all other single frequency buck converter. Outer cell
of the DF buck converter is operated by high switching
frequency; hence the performance of the converter is also
good as shown in the below section of this paper.
5 MODELLING OF DF BUCK CONVERTER
After the design of DF buck converter, may be simu-
lated using state space averaging technique. The unique
feature of this method is that the design can be carried out
for a class of inputs such as step, ramp or impulse function
in which the initial conditions are also incorporated. This
technique is convenient to use for low frequency approxi-
mation of the true dynamics where the discontinuous effect
introduced by the switching is ignored [7]. The Simulink
requires the system equations of the power converter cir-
cuit. The state space analysis is discussed now.
The switches Sh and Sl are driven by a pulse sequence
with a constant switching frequency fh, and fl respec-
tively. The state vector for the DF buck converter is defined
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(a) Switching losses at Outer cell switch of double frequency buck con-
verter
(b) Switching losses at Inner cell switch of double frequency buck con-
verter
(c) Switching losses at High frequency buck converter
(d) Switching losses at Low frequency buck converter




, where iLl, iLh are current through an
inner cell inductor and the outer cell inductor respectively
and Vc is the voltage across the capacitor. The system is de-
scribed by the following set of continuous time state space
equations:
x˙ (t) = Ax (t) +BVs (t)
y (t) = Cx (t) +DVs (t)
(19)
where x is a state vector, Vs is a source vector, A, B, C, D
is the state coefficient matrices.
High power densities are possible only for continu-
ous conduction mode (CCM) of operation. Diode Dl and
MOSFET Dh are always in a complementary state with
the switches Sl and Sh respectively. When Sl – ON, Dl –
OFF and vice versa and Sh – ON, Dh – OFF vice versa.
Four modes of operations are possible, corresponding state
equations are
Mode 1: Sl is ON and Sh is ON
x˙ (t) = A1x(t) +B1Vs(t) (20)
Mode 2: Sl is ON and Sh is OFF
x˙ (t) = A2x(t) +B2Vs(t) (21)
Mode 3: Sl is OFF and Sh is ON
x˙ (t) = A3x(t) +B3Vs(t) (22)
Mode 4: Sl is OFF and Sh is OFF
x˙ (t) = A4x(t) +B4Vs(t) (23)
where
A1 = A2 = A3 = A4 =























The state space model takes the form described as fol-
lows:
x˙(t) = [A] [x] + [B] [u] (29)
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Where d is the duty cycle ratio. d1, d2, d3 & d4 are the duty
cycle of Mode 1, Mode 2, Mode 3 & Mode 4 respectively
[1]
[A] = A1d1 +A2d2 +A3d3 +A4d4 (30)
[B] = B1d1 +B2d2 +B3d3 +B4d4 (31)
[u] = Vs (32)
We have
d1 + d2 + d3 + d4 = 1 (33)
d1 + d2 + d3 = d (34)
d1 = d3 (35)
d2 = d4 (36)
Hence
[A] =
















 + [0]V s(t) (39)
The state space equations (29) and (39) can be converted
into transfer function. The transfer function of the DF buck
converter is
G (s) =
−1.592 · 10−12s2 + 3.31 · 106s+ 1.015 · 10−9
s3 + 572.6s2 + 6.331 · 106s
(40)
The continuous state equations are discretized for the de-
sign of discrete PID controller. It is considered that the
discrete system is same as that of the continuous system
except that the system is sampled with a sampling time,
which is assumed as 1µS. The state space solution (40) is
evaluated and finds an analog PID controller equation us-
ing Ziegler – Nichols method [2].
6 CLOSED LOOP CONTROL SYSTEM OF A DF
BUCK CONVERTER
Figure 6 shows the closed loop control system of the
DF buck converter with Discrete PID – based feedback.
The goal is to minimize the error between Vref and Vo and
to make the system to track the reference signal which is
considered as a step input. The output is regulated by using
the feedback. The feedback ensures that the output must be
insensitive to load disturbances, stable and provides good
transient response thereby improving the dynamic perfor-
mances. The error voltage Ve (difference between Vref
Fig. 6. Closed loop system using discrete controller
and Vo) is fed to Analog to Digital converter which sam-
ples them at a sampling rate equal to 1µS. The function of
the digital compensator is for generating the control signal
by compensating the error (Ve).
The error is processed by digital compensator block
with PID algorithm to generate control signal. For the
digital control of DF buck converter switching, discrete
PID control can be realized by its compensation block.
The control signal from the compensator will affect the
converter characteristics significantly, so it is important to
find a suitable compensation way by making good use of
discrete controller to provide the better converter perfor-
mance. The output samples control the switch by gener-
ating gating pulses when it is processed through Digital
Pulse Width Modulation (DPWM) block. The DPWM is
nothing but a demodulator which consists of sample and
hold block. It includes the delay time (td), A/D conver-
sion time, switch transition time, computational delay and
modulator delay.
Fig. 7. Analog to Digital converter
Figure 7 shows the block diagram of Analog to digital
converter block. It is a device that converts a continuous
time signal to a discrete time signal by using sampling. The
converter block consists of delay, zero order hold, quan-
tizer and saturation. The delay block carried out the total
time between sampling the error signal and updating the
duty cycle command at the beginning of the next switch-
ing period. The zero order hold is mainly for modeling the
sampling effect. Quantizer is mainly used for rounding off
or truncating the signal that is to map a larger set of input
values to a smaller set such as rounding values to some unit
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of precision.
Fig. 8. Discrete Time compensation
The discrete time Compensation block is shown in Fig-
ure 8. The output of the A/D converter fed to the dis-
crete zero - pole block which in turn is converted into
PWM Pulses using DPWM blocks [8] shown in Figure
9. The discrete time integral compensator thus designed
minimizes the error and send the command signal to the
switches in the form of pulses in order that the output
tracks the reference signal. The output of the compen-
sator is compared against one low frequency ramp signal
and one high frequency ramp signal in order that the duty
cycles command for the switches are obtained.
Fig. 9. Digital Pulse Width Modulation
7 DESIGN OF DIGITAL CONTROLLER
A closed loop system using a discrete controller is
shown in Figure.6. The PID controller block provides the
compensation in the feedback control of the DF buck con-
verter. PID controller has the advantages of both PD & PI
controller. PD controller improving system stability and
increasing system bandwidth, it is a special case of phase-
lead controller. PI controller reduces steady – state error
is a special case of the phase – lag controller. Hence PID
controller is also called as phase lag - lead controller [9 -
10].
The continuous time PID controller can be expressed
as [13]:









where u(t) is the control output, Kp is the proportional
gain constant, Td is the derivative time or rate time con-
stant, Ti is the integral time or reset time constant and e









PID 0.6Kcr 0.5Pcr 0.125Pcr
is the error (difference between reference Vref and output
Vo). The role of proportional depends on the present error,
I on the accumulation of past error and D on prediction of
future error [12].
The Laplace transfer function of the corresponding PID
controller is given as:













Proportional term provides an overall control action
proportional to the error signal. Integral term reduces
steady state errors through low frequency compensation by
an integrator. Derivative term improves transient response
through the high frequency compensation by a differentia-
tor.
By proper choice of these tuning parameters a con-
troller can be adapted for a specific converter to obtain a
good behavior of the controller system. By using routh –
array technique one can find the range of KP . The values
of Td and Ti are obtained using Ziegler – Nichols tuning
rule method. Table 2 shows Ziegler – Nichols tuning for-
mulae. WhereKcr is the critical gain and Pcr is the critical
period. By solving characteristic equation,
1 +G(s)H(s) = 0 (A)
where G(s) is the transfer function of open loop double
frequency buck converter and H(s) is the unity feedback
gain. Hence
s3+572.6s2+ 9.641 x 106s+1.015 x 10−9+K = 0 (B)
where, K is the range of stability. By using routh-array
technique, find the value of K. Fix Kcr within the range
of K. In equation (A) substitute s = jω, find the value of
jω then Pcr = 2piω . The value of Kp, TI and TD can be
obtained from Table 2.
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where Kp is the proportional gain, KI = Kp/TI is the
integral gain, and KD = KpTD is the derivative gain of
the controller. Pole – zero cancellation technique is the
most suitable one to remove unstable poles in the transfer
function. In order to use pole – zero cancelation technique,






























Where ξ the damping ratio and ωo is is the natural fre-
quency of oscillation of the system. The DF buck converter
under consideration is of third order and the desired poles
can be easily placed by assuming the following converter
specifications,
Settling time ≈ 4
ξωo
≤ 1ms (50)
Max. Peak Overshoot ≈ 100e−ξpi
√
1− ξ2 ≤ 1% (51)
For the system to be stable, the closed – loop poles or roots
of the characteristic equation must lie within the unit circle.
The Kp, KI and KD values are satisfying the above the
condition then the poles and zeros of the function should
be placed within the unit circle and the system is said to be
in stable condition.
By following the above equation and conditions, the
value ofKp = 0.09,KI = 189 andKD = 6.6528∗10−6,






6.6528x10−6(s2 + 13528s+ 28409)
s
(52)
The continuous-time domain controller of (52) is trans-
formed into the discrete-time domain using Trapezoidal
method is called as Tustin method or Bilinear – Trans-
formation method. This Tustin method tracks the ana-
log controller output more accurately at the sample times
and approximate to the analog integration are better than
other methods. Let us discuss Trapezoidal approximation
method now.
Let n(t) be the integral of e(t), then the value of the
integral of t = (K + 1)T is equal to the value at KT plus
the area added from KT to (K + 1)T .
N [(K + 1)T ] = u(KT ) +
∫ (K+1)T
KT
e (τ) d (53)
Using Trapezoidal rule, e(t) is the area curve from t = KT
to t = (K + 1)T is approximated as




N{(K + 1)T = n(KT ) + T
2
{e [(K + 1)T ] + e (KT )}
(55)
Taking the z-transform of (55) then
zN(z) = N(z) +
1
2












Hence equation (57) is the transfer function of a discrete
Integrator. Trapezoidal approximation to differentiation.
Derivative of e(t) at t = KT is n(KT ), then
n (KT ) ∼= e (KT )− e[(K − 1)T ]
T
(58)







The discrete PID controller block diagram is shown in Fig-
ure.10. Now discrete PID controller transfer function be-
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8 0 6 0.001 0
Discrete
PI
10 10 2 0.02 Less
Analog
PID
18 0 18 0.01 More
Analog
PI













z(z − 1) ]E(z)
(61)






(z − 0.9929) (z − 0.9928)
z(z − 1) (62)
The response of the discrete PID controller in DF buck
converter is explained below.
8 SIMULATION RESULTS
The proposed closed loop response of the DF buck con-
verter is simulated using MATLAB / SIMULINK is shown
in Figure 11. Simulation has been carried out using the
values same as that of the experimental values. The aim
of this paper is to achieve robust controller in spite of vari-
ations in load and uncertainty. Table 3 shows the perfor-
mance of the various controllers using the same DF buck
converter. The table shows that the output voltage obtained
using digital controller settles down at 0.008 S with a rise
time of 0.006 S. The controller specifications under consid-
erations are settling time, Peak overshoot, rise time, steady
state error and output ripple voltage are shown compared
against its Discrete PI and analog PI & PID controllers are
designed for the same DF buck converter.
Steady state error observed for load variations is much
lesser than 2% and no overshoot or undershoots are evi-
dent. The performance specifications for the DF buck con-
verter with discrete PID controller are better than with PI
and analog controller. The results are thus obtained with
digital controller for DF buck converter is in concurrence
with the mathematical calculations. It is proved that the
digital system shows improved results than the analog con-
troller.
The simulation is carried out by varying the input volt-
age, load resistance and the corresponding output volt-
age, output current, current through inner cell inductor and














0.8 100 470 4 10 10.005
0.8 75 470 4 10 10.005
0.8 75 400 4 10 10.004
1.5 150 500 8 10 10.015
0.6 80 450 2 10 10.002
outer cell inductor are shown in Figure 12 respectively.
The input voltage is first set as 48 V until 0.01 S and then
varied from 48 V to 44 V and again at 0.02 S, 44 V is var-
ied to 48 V. 48 V is changed to 52 V at 0.03 S and finally
48 V is set at 0.04 S. Similarly the load resistance is first
set as 6Ω until 0.015 S and then varied from 6Ω to 4Ω and
again at 0.03 S, 4Ω is varied to 2Ω and finally 4Ω is set at
0.04 S. The corresponding output response of the double
frequency buck converter shows fixed output voltage reg-
ulation. Undershoots or overshoots are not seen and the
steady state error is also not apparent. The load current,
outer cell inductor current and inner cell inductor current
are also shown in Figure 12. In order to check the dynamic
performance of the controller, the Lh, Ll, C and R values
are varied and the output response of the system is shown
in Table 4.
Table 4 proves that the system is very much dynamic
in tracking the reference voltages in spite of the variations
in the inductance Ll and Lh, capacitance C and Load re-
sistance R values. The system does not show any steady
state error, overshoots or undershoots and it settles down
fast with a settling time of about 0.009 S for all the values.
In order to confirm the better performance of Discrete con-
troller over its analog counter parts, the output response
of the DF buck converter is compared against the response
produced by an analog controller and its graph is shown in
Figure.13. Here both analog and discrete controller for DF
buck converter is activated by Vs = 48 V, Vref = 10 V and
the corresponding output voltage response are shown be-
low. From the output waveforms, one can understand that
the discrete PID controller has less rise time and settling
than analog PID controller. In analog PID controller, filter
is used to get such kind of response, whereas in discrete
controller filter is not required.
9 HARDWARE IMPLEMENTATION
9.1 LabVIEW package
The DF buck converter with discrete controller has
been implemented using LabVIEW as a controller plat-
form. LabVIEW (Laboratory Virtual Instrumentation En-
gineering Work Bench) is a system design platform and
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Fig. 11. Matlab diagram for discrete controller based feedback control of DF buck converter
Fig. 12. Output response of the DF buck converter (Vs – Input voltage, Ro – Load resistance, Vo – Output voltage, Io –
Output current, ILh – Outer cell inductor current, ILl – Inner cell inductor current)
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Fig. 13. Comparison between Digital and Analog PID con-
troller responses
Fig. 14. Front panel
development environment for a visual programming lan-
guage from National Instruments. LabVIEW programs are
called virtual instruments (Vis). This has three main parts:
the block diagram, the front panel, and the icon/connector.
Vi’s have an interactive user interface – known as the front
panel - and the source code – represented in graphical
form on the block diagram. The front panel is the inter-
active user interface of a VI – a window through which the
user interacts with the source code. The front panel opens
through which we pass inputs to the executing program
and receive outputs when we run a VI. The front panel is
necessary for viewing the program outputs [11].
The control circuit associated with the front panel is
shown in Figure 14. The block diagram consists of exe-
cutable icons (called nodes) connected (or wired) together.
The block diagram is the source code for the VI. Figure.15
is mainly used for user interactions. It is through the front
panel the desired transfer function of the discrete controller
is entered and the corresponding parameters of the con-
trolled process and hence the updated status of the system













is obtained. The block diagram, data acquisition, trans-
fer function and signal generation are built using the func-
tional block diagram as shown in Figure. 15. The analog
output voltage from the external circuit is acquired by Data
Acquisition card and it gets converted into discrete PID
controller H(z) block. Since this type of DAQ card sup-
ports a maximum sampling rate of about 48 k samples/sec,
such low frequency is assumed.
9.2 Interfacing circuit
The NI 9221 with screw terminal has a 63-terminal,
detachable connector. The NI 9221 with DSUB has a 25-
pin DSUB connector. Each channel has an AI (Analog
Input) terminal or pin to which we can connect a voltage
signal. The NI DAQ 9221 multifunction data acquisition
(DAQ) devices provide plug and play connectivity via USB
for acquiring, generating and data logging in a variety of
portable applications. It comprises of 8 analog inputs with
referenced single ended signal coupling or 4 inputs with
differential coupling, 2 analog outputs, 12 bits A/D and
D/A converters and 32 bits counters. There are 12 chan-
nels of digital Input/output lines which can be used either
as input or output. It eventually provides an excellent plat-
form for the proposed discrete PID controller.
The prototype model of the Double Frequency Buck
converter with discrete PID controller is shown in Figure
16. It is obviously understood that the Discrete controller
works well and the LabVIEW provides the most feasible
solution for the controller platform. To evaluate the per-
formance, the reference value of 10 V is set for which the
output is obtained as 10.01 V. The steady state error thus
observed is very minimum of the order of 0.01 V and the
system settles down fast. The acquisition of the error sig-
nal from the hardware takes place instantaneous, when the
program is run and at the same time the controlled signal
from the LabVIEW package is also generated within a very
shorter duration of time without any delay or time lag. The
experimental results thus obtained are in concurrence with
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Fig. 15. Functional block diagram
the simulation results and mathematical calculations. Pro-
totype model is developed using the values shown in Table
5.
The input voltage has been varied as 44 V, 48 V and
52 V and the corresponding output voltage is measured as
10.01 V, 10.0 V and 10.03 V respectively for the reference
of 10 V and it is illustrated as shown in Figures 17, 18 and
19 respectively. In these figures channel 1 indicate the in-
put voltage such as 44.06 V, 48.03 V and 52.05 V respec-
tively and Channel 2 indicates the corresponding output
voltages. The results prove that there are no undershoots or
overshoots and steady state error is of very minimum order.
Similarly the output voltages for the references of 10 V &
15 V along with their switching pulses are shown in Figure
20 and 21 respectively. From the output waveforms, one
can be very well understood that the output thus observed
shows better performance thereby providing that the con-
troller is more enough to track the references in spite of the
change in input voltage.
10 CONCLUSION
In this paper, discrete controller for double frequency
buck converter has been presented. Simulation results are
demonstrated that the DF buck converter not only exhibits
the steady state and transient performance but also im-
proves the efficiency of conventional buck converters. The
design of time domain based discrete PID controller for
DF buck converter whose duty cycle varies with the vari-
ations in the error signal and the implementation includes
an ADC and discrete pulse width modulator. The discrete
controller is thus designed for the DF Buck converter is
implemented using LabVIEW as a control platform and
the results are illustrated. The mathematical analysis, sim-
ulation study and the experimental results show that the
Fig. 17. Output Voltage obtained for 44V input
controller thus designed achieves tight output voltage reg-
ulation, good dynamic performances and higher efficiency.
This topology is independent and also can be extended for
any of the applications such as speed control, photo voltaic
cell and medical electronics.
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